Design of bandwidth controllable 1.25Gb/s optical transmitter and receiver circuits using Si-CMOS processCMOS공정을 이용한 1.25Gb/s용 광송수신 집적회로 설계

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 515
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorPark, Hyo-Hoon-
dc.contributor.advisor박효훈-
dc.contributor.authorKwak, Huk-Yong-
dc.contributor.author곽혁용-
dc.date.accessioned2011-12-28T02:54:52Z-
dc.date.available2011-12-28T02:54:52Z-
dc.date.issued2002-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=392123&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/54771-
dc.description학위논문(석사) - 한국정보통신대학원대학교 : 공학부, 2002, [ vi, 65 p. ]-
dc.description.abstractIn this paper , we simulated and fabricated 1.25Gbps multichannel optical transmitter and receiver integrated circuit using CMOS process. Transmitter IC consists of buffer, differential amplifier, threshold current level control, and modulation current control parts. Generally, each vertical cavity surface emitting lasers (VCSEL) have different threshold current levels and modulation current characteristics. Therefore, this circuit adopts threshold current control circuit and modulation current control circuit. Not only simulation but also measurement, we obtained bit error rate (BR) characteristics less than $10^{-12} $ at 1.25 Gbps operation. For performing 2R function (Re-amplifying, Re-shaping),Receiver IC consists of preamplifier and limiting amplifier. Preamplifier stage reduces noise signal and amplifies data signal from weak PIN photodetector device. Limiting amplifier generates pulse shape data signal from sine shape signal delivered from preamplifier. we obtained bit error characteristics less than $10^{-12}$ at 1.23Gbps operation.eng
dc.languageeng-
dc.publisher한국정보통신대학원대학교-
dc.subjectCMOS-
dc.subjectOptical Transmitter and Receiver-
dc.subject집적회로-
dc.titleDesign of bandwidth controllable 1.25Gb/s optical transmitter and receiver circuits using Si-CMOS process-
dc.title.alternativeCMOS공정을 이용한 1.25Gb/s용 광송수신 집적회로 설계-
dc.typeThesis(Master)-
dc.identifier.CNRN392123/225023-
dc.description.department한국정보통신대학원대학교 : 공학부, -
dc.identifier.uid000993839-
dc.contributor.localauthorPark, Hyo-Hoon-
dc.contributor.localauthor박효훈-
Appears in Collection
School of Engineering-Theses_Master(공학부 석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0