A study on hardware of MAP decoder for CDMA2000 turbo code = CDMA2000 터보 부호를 위한 MAP 복호기 하드웨어 연구

In this paper, this thesis introduces the MAP decoder model for turbo code in cdma2000 specification, and the MAP decoder optimization used by the force-directed scheduling algorithms. We can compare the Pietrobon’s MAP decoder with the modified MAP decoder. The first, the modified MAP decoder structure have not the BM memory, therefore 245k($12282\times4\times5$) memory remove and N(frame size) time reduce. The second, we can choose the Max-log MAP method. This method decrease the coding gain by 0.3dB, but hardware complexity reduce. The third, the FSMC and the RSMC have the ACS of parallel type. Therefore, we can have only 2 clock for FSMC. The fourth, we can choose the BRSM memory, therefore the BFSMC and the BRSMC is operated the same time, and then as the FSMC memory(or the RSMC memory) is filled, the LLR operation is completed. The modified MAP decoder is shown 1.5 times as fast as the Pietrobon’s MAP decoder.
Advisors
Park, Sin-Chongresearcher박신종researcher
Publisher
한국정보통신대학원대학교
Issue Date
2000
Identifier
391953/225023 / 000983862
Language
eng
Description

학위논문(석사) - 한국정보통신대학원대학교 : 공학부, 2000, [ v, 76 p. ]

Keywords

MAP; CDMA2000; SOVA; turbo code; optimization

URI
http://hdl.handle.net/10203/54640
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=391953&flag=t
Appears in Collection
School of Engineering-Theses_Master(공학부 석사논문)
Files in This Item
There are no files associated with this item.
  • Hit : 56
  • Download : 0
  • Cited 0 times in thomson ci

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0