A simple hardware prefetching scheme using sequentiality for shared-memory multiprocessors

To reduce the memory access latency on shared-memory multiprocessors, several prefetching schemes have been proposed. The sequential prefetching scheme is a simple hardware-controlled scheme, which exploits the sequentiality of memory accesses to predict which blocks will be read in the near Future. Aggressive sequential prefetching prefetches many blocks on each miss to reduce the miss rates and results in good performance For application programs with high sequentiality. However, conservative sequential prefetching prefetches a few blocks on each miss to avoid prefetching of useless blocks, which shows better performance than aggressive sequential prefetching for application programs with low sequentiality. We analyze the relationship between the sequentiality of application programs and the effectiveness of sequential prefetching on various memory and network latency and propose a new adaptive sequential prefetching scheme. Simply adding a small table to the sequential prefetching scheme, the proposed scheme prefetches a large number of blocks for application programs with high sequentiality and reduces the miss rates significantly, and prefetches a small number of blocks for application programs with low sequentiality and avoids loading useless blocks.
Publisher
IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG
Issue Date
1997-11
Language
ENG
Citation

IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, v.E80D, no.11, pp.1055 - 1063

ISSN
0916-8532
URI
http://hdl.handle.net/10203/4950
Appears in Collection
CS-Journal Papers(저널논문)
  • Hit : 431
  • Download : 2
  • Cited 0 times in thomson ci
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡClick to seewebofscience_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0