A hardware cost minimized fast Phong shader

Cited 5 time in webofscience Cited 0 time in scopus
  • Hit : 920
  • Download : 836
DC FieldValueLanguage
dc.contributor.authorShin, HCko
dc.contributor.authorLee, JAko
dc.contributor.authorKim, Lee-Supko
dc.date.accessioned2007-06-13T07:42:18Z-
dc.date.available2007-06-13T07:42:18Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2001-04-
dc.identifier.citationIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.9, no.2, pp.297 - 304-
dc.identifier.issn1063-8210-
dc.identifier.urihttp://hdl.handle.net/10203/488-
dc.descriptionIEEE Transactions on Very Large Scale Integration Systemsen
dc.description.abstractOne of the most successful algorithms that bring realism to the world of three-dimensional (3-D) image generation is the Phong shading, With the continuous improvement in VLSI technology and the demand for higher realism, this algorithm is a menable to the commercially available hardware implementation for real-time rendering in 3-D graphics. Taylor series approximation is appropriate for the hardware implementation of fast Phong shading. However, in this method, the exponentiation of the cosine term requires a very large ROM table, This paper describes the minimization of this overhead in terms of hardware size by proposing an adaptive-compressed nonuniform quantization method. With this method, the ROM table is reduced to 1/64th of the size required for a uniform quantization method while the picture quality is maintained. Due to the reduced ROM table size, the size of the total hardware required for fast Phong shading is minimized to 1/56th of the original size.-
dc.languageEnglish-
dc.language.isoen_USen
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.titleA hardware cost minimized fast Phong shader-
dc.typeArticle-
dc.identifier.wosid000169035300006-
dc.identifier.scopusid2-s2.0-0035301218-
dc.type.rimsART-
dc.citation.volume9-
dc.citation.issue2-
dc.citation.beginningpage297-
dc.citation.endingpage304-
dc.citation.publicationnameIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS-
dc.embargo.liftdate9999-12-31-
dc.embargo.terms9999-12-31-
dc.contributor.localauthorKim, Lee-Sup-
dc.contributor.nonIdAuthorShin, HC-
dc.contributor.nonIdAuthorLee, JA-
dc.type.journalArticleArticle-
dc.subject.keywordAuthoradaptive computing-
dc.subject.keywordAuthorcomputer arithmetic-
dc.subject.keywordAuthorhigh performance-
dc.subject.keywordAuthortable complexity-
dc.subject.keywordAuthortradeoffs-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 5 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0