Comments on "New dynamic flip-flops for high-speed dual-modulus prescaler"

Cited 5 time in webofscience Cited 0 time in scopus
  • Hit : 871
  • Download : 942
DC FieldValueLanguage
dc.contributor.authorSung, KHko
dc.contributor.authorKim, Lee-Supko
dc.date.accessioned2007-06-13T07:37:41Z-
dc.date.available2007-06-13T07:37:41Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2000-06-
dc.identifier.citationIEEE JOURNAL OF SOLID-STATE CIRCUITS, v.35, no.6, pp.919 - 920-
dc.identifier.issn0018-9200-
dc.identifier.urihttp://hdl.handle.net/10203/486-
dc.descriptionIEEE Journal of Solid State Circuits June. 2000.en
dc.description.abstractIn a recent paper, a fast true single-phase clocking (TSPC) ratioed D-flip-flop is proposed by C. Yang. The proposed flip-flop violates the edge-triggering characteristic. However, the high clock frequency and the propagation delay of the transistor enable the flip-flop to operate normally in the dual-modulus prescaler.-
dc.languageEnglish-
dc.language.isoen_USen
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.titleComments on "New dynamic flip-flops for high-speed dual-modulus prescaler"-
dc.typeArticle-
dc.identifier.wosid000087549400015-
dc.identifier.scopusid2-s2.0-0033687932-
dc.type.rimsART-
dc.citation.volume35-
dc.citation.issue6-
dc.citation.beginningpage919-
dc.citation.endingpage920-
dc.citation.publicationnameIEEE JOURNAL OF SOLID-STATE CIRCUITS-
dc.embargo.liftdate9999-12-31-
dc.embargo.terms9999-12-31-
dc.contributor.localauthorKim, Lee-Sup-
dc.contributor.nonIdAuthorSung, KH-
dc.type.journalArticleLetter-
dc.subject.keywordAuthoredge-triggering-
dc.subject.keywordAuthorflip-flops-
dc.subject.keywordAuthorshort circuit currents-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 5 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0