Fabrication of GaAs MESFET with recessed gate structure = Recessed Gate 구조의 GaAs MESFET 제작

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 196
  • Download : 0
In this thesis, the fabrication methods of GaAs MESFET with recessed gate structure on VPE grown wafers were presented. After source and drain ohmic contacts, the active layer was chemically etched to the thickness below $2000 \mbox{\AA}$. The active layer thickness was controlled by monitoring the resistance between source and drain during etching. As a result of the channel etching, the depletion mode and enhancement mode FET were fabricated. And the breakdown voltage between gate and drain was increased.
Advisors
Kwon, Young-Seresearcher권영세researcher
Description
한국과학기술원 : 전기 및 전자공학과,
Publisher
한국과학기술원
Issue Date
1985
Identifier
64640/325007 / 000831078
Language
eng
Description

학위논문(석사) - 한국과학기술원 : 전기 및 전자공학과, 1985.2, [ [ii], 40, [4] p. ]

URI
http://hdl.handle.net/10203/39699
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=64640&flag=dissertation
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0