Design trade-off in merged dram logic for video signal processing

Publisher
IEEE
Issue Date
2001-05-06
Language
ENG
Description

ISCAS.2001

Citation

IEEE International Symposium on Circuits and Systems (ISCAS 2001), v.5, pp.267 - 270

ISSN
0271-4310
URI
http://hdl.handle.net/10203/394
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
[iscas2001]shc_Design trade-off in merged DRAM logic for video signal processing.pdf(143.46 kB)Download
  • Hit : 458
  • Download : 362
  • Cited 0 times in thomson ci

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0