200-gate metal gate CMOS gate array의 설계, 제작 및 macrocell의 설계Design and fabrication of 200-gate metal gate CMOS gate array and design of macrocell

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 515
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisor김충기-
dc.contributor.advisorKim, Choong-Ki-
dc.contributor.author조윤석-
dc.contributor.authorCho, Youn-Seok-
dc.date.accessioned2011-12-14T02:17:15Z-
dc.date.available2011-12-14T02:17:15Z-
dc.date.issued1989-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=66856&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/39339-
dc.description학위논문(석사) - 한국과학기술원 : 전기 및 전자공학과, 1989.2, [ [iii], 93 p. ]-
dc.languagekor-
dc.publisher한국과학기술원-
dc.title200-gate metal gate CMOS gate array의 설계, 제작 및 macrocell의 설계-
dc.title.alternativeDesign and fabrication of 200-gate metal gate CMOS gate array and design of macrocell-
dc.typeThesis(Master)-
dc.identifier.CNRN66856/325007-
dc.description.department한국과학기술원 : 전기 및 전자공학과, -
dc.identifier.uid000871410-
dc.contributor.localauthor김충기-
dc.contributor.localauthorKim, Choong-Ki-
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0