A LOW POWER CHARGE-RECYCLING ROM ARCHITECTURE

Publisher
IEEE
Issue Date
2001-05-06
Language
ENG
Description

ISCAS.2001

Citation

IEEE International Symposium on Circuits and Systems, pp.510 - 513

ISSN
0271-4310
URI
http://hdl.handle.net/10203/393
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
[iscas2001]bdy_A low power charge-recycling ROM architecture.pdf(1.55 MB)Download
  • Hit : 555
  • Download : 876
  • Cited 0 times in thomson ci

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0