Exploiting the Inherent Parallelisms of Back-Propagation Neural Networks to Design a Systolic Array

In this paper, two-dimensional systolic array for back-propagation neural network is presented. The design is based on the classical systolic algorithm of matrix-by-vector multiplication, and exploits the inherent parallelisms of back-propagation neural networks. This design executes the forward and backward passes in parallel, and exploits the pipelined parallelism of multiple patterns in each pass. The estimated performance of this design shows that the pipelining of multiple patterns is an important factor in VLSI neural network implementations.
Publisher
IEEE
Issue Date
1991-11
Citation

Neural Networks, 1991. 1991 IEEE International Joint Conference on, pp.2204-2209

ISBN
0-7803-0227-3
URI
http://hdl.handle.net/10203/381
Appears in Collection
CS-Journal Papers(저널논문)
Files in This Item
컨퍼런스11.pdf(306.12 kB)Download
  • Hit : 404
  • Download : 337
  • Cited 0 times in thomson ci

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0