DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Shin, Young-Soo | - |
dc.contributor.advisor | 신영수 | - |
dc.contributor.author | Kim, Hyung-Ock | - |
dc.contributor.author | 김형옥 | - |
dc.date.accessioned | 2011-12-14 | - |
dc.date.available | 2011-12-14 | - |
dc.date.issued | 2009 | - |
dc.identifier.uri | http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=309327&flag=dissertation | - |
dc.identifier.uri | http://hdl.handle.net/10203/35513 | - |
dc.description | 학위논문(박사) - 한국과학기술원 : 전기및전자공학전공, 2009.2, [ ix, 88 p. ] | - |
dc.description.abstract | In the design of VLSI circuits, power has been accepted as one of the primary goals. This is because the increasing power consumption in circuits accompanies the considerable cost of systems, more elaborate temperature controller and larger independent energy sources. The leakage current, which exponentially grows in nano-meter scale technology, exacerbates the power issue in circuit design. Hence, power gating has been widely accepted in industries for its efficacy to reduce leakage current. If a circuit is not required for computation for a long period, current switch in power gating turns off the circuit and the considerable part of leakage current can be eliminated. However, the application of power gating to cell-based semicustom design typically calls for customized cell libraries due to its complicated power network, which incurs substantial engineering effort. In this draft, a semicustom design methodology for power gated circuits that enables the unmodified use of conventional standard-cell elements is proposed. In particular, new power network architecture is proposed; it utilizes conventional $V_{dd}$ rails as virtual $V_{dd}$ rails to connect logic cells to current switch, and provides additional $V_{dd}$ rails of higher metal layer. Hence, the new power network enables the use of conventional standard cells, and also permits flexible placement of power gating specific elements. In addition to the power network, the block-based layout method of the current switch is proposed for small area overhead and flexible sizing. The layout method reduces total area occupied by current switch by optimizing isolation space of body of current switch. The design flow for current switch is studied to reduce design time of current switches while guaranteeing voltage drop budget. When a power gated circuit is turned on for computation activity, large number of glitches appear in a circuit due to state restoration of a circuit. To reduce the wasted ener... | eng |
dc.language | eng | - |
dc.publisher | 한국과학기술원 | - |
dc.subject | power gating | - |
dc.subject | leakage current | - |
dc.subject | low power | - |
dc.subject | semicustom | - |
dc.subject | 파워 게이팅 | - |
dc.subject | 누설 전류 | - |
dc.subject | 저전력 | - |
dc.subject | 세미커스텀 | - |
dc.subject | power gating | - |
dc.subject | leakage current | - |
dc.subject | low power | - |
dc.subject | semicustom | - |
dc.subject | 파워 게이팅 | - |
dc.subject | 누설 전류 | - |
dc.subject | 저전력 | - |
dc.subject | 세미커스텀 | - |
dc.title | Semicustom design methodology for power gated circuits for low leakage applications | - |
dc.title.alternative | 낮은 누설 전류를 갖는 응용을 위한 파워 게이팅 회로의 세미커스텀 설계 방법 | - |
dc.type | Thesis(Ph.D) | - |
dc.identifier.CNRN | 309327/325007 | - |
dc.description.department | 한국과학기술원 : 전기및전자공학전공, | - |
dc.identifier.uid | 020045076 | - |
dc.contributor.localauthor | Shin, Young-Soo | - |
dc.contributor.localauthor | 신영수 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.