(A) three-dimensional stacked-chip star-wiring I/O clock distribution networks for low jitter, skew, and delay applications = 저 지터, 저 스큐, 저 디레이를 위한 3차원 적층칩 스타 와이어링 I/O 클럭 분배 네트워크

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 448
  • Download : 0
As the clock frequency of digital systems goes up to multi-gigahertz, it is essential to distribute a clock signal to each destination circuits with minimum timing jitter and skew. Usually, cascaded repeaters are indispensable circuit elements in a conventional on-chip clock distribution network, to overcome heavy loss characteristics of on-chip global interconnections. However, cascaded repeaters generate significant jitter and skew problems in clock distribution networks when they are affected by power supply switching noise generated by other digital logic blocks located on the same die. In this paper, we present new three-dimensional (3D) stacked-chip star-wiring interconnection schemes to make a clock distribution network robust for both on-chip and package-level power supply noise coupling. The proposed clock distribution schemes provide an extremely low-jitter and low-skew clock signal by replacing on-chip global interconnections with the cascaded repeaters to lossless star-wiring interconnection on a 3D stacked-chip package. The performance of the proposed clocking schemes are verified by simulation and measurement in respect of clock jitter, skew, and delay. We have successfully demonstrated that the proposed clocking schemes provided a 1 GHz I/O clock delivery with 33~36 ps peak-to-peak jitter and a skew of 5~6 ps, while a conventional I/O clock scheme exhibited a 141 ps peak-to-peak jitter and a 16 ps skew in the same on-chip power supply noise of 120 mV peak-to-peak. The proposed 3D stacked star-wiring I/O clocking schemes can get the merits of low jitter and low skew without any loss of power consumption in comparison to the conventional one. Moreover, the proposed I/O clock schemes have reduced 60% of clock propagation delay compared to the conventional I/O clock scheme.
Advisors
Kim, Joung-horesearcher김정호researcher
Description
한국과학기술원 : 전기및전자공학전공,
Publisher
한국과학기술원
Issue Date
2008
Identifier
295420/325007  / 020045084
Language
eng
Description

학위논문(박사) - 한국과학기술원 : 전기및전자공학전공, 2008.2, [ xiii, 104 p. ]

Keywords

jitter; skew; delay; clock; starwiring; 지터; 스큐; 딜레이; 클럭; 스타와이어링; jitter; skew; delay; clock; starwiring; 지터; 스큐; 딜레이; 클럭; 스타와이어링

URI
http://hdl.handle.net/10203/35460
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=295420&flag=dissertation
Appears in Collection
EE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0