Quadrature direct digital frequency synthesis using fine-grain angle rotation = 미세 각도 회전을 이용한 직교 직접 디지털 주파수 합성 방법

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 291
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorPark, In-Cheol-
dc.contributor.advisor박인철-
dc.contributor.authorLee, Sung-Won-
dc.contributor.author이성원-
dc.date.accessioned2011-12-14-
dc.date.available2011-12-14-
dc.date.issued2005-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=244897&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/35278-
dc.description학위논문(박사) - 한국과학기술원 : 전기및전자공학전공, 2005.2, [ x, 98 p. ]-
dc.description.abstractA direct digital frequency synthesizer (DDFS) plays an important role in frequency agile communication systems due to its fast frequency switching, continuous phase, and good spectral performance. Spurious free dynamic range (SFDR) and power consumption are two important metrics used to evaluate DDFS performance. This thesis proposes a direct digital synthesis scheme that combines table lookup and single-step angle rotation to achieve both high SFDR and low power. The angle rotation is based on a new precise approximation. The proposed scheme consumes only 0.25mW/MHz to achieve 114-dBc SFDR, which is more than 40% reduced power compared to the state-of-the-art schemes. Angle rotation is widely used to synthesize digital frequency with high SFDR. The implementation is based on either successive approximation or complex multiplication. The former can use simple multiplierless computation units, but suffers from long latency and large internal bit-width required to reduce the accumulation of round-off errors. In contrast, the latter is free from the error accumulation, but requires many multipliers. To overcome the prior drawbacks, we introduce multiple starting points being effective in limiting the error accumulation, and propose a precise approximation that needs only two small multipliers to compute angle rotation for the fine phase. As an inverse operation of DDFS, the rectangular-to-polar coordinate converter is widely used in communication systems. Previous techniques have been developed based on the CORDIC algorithm and a modified angle rotation. Both of them require large amount of hardware in that datapath units having excessive internal bit resolution or many multipliers are necessary. To make the design compact, we propose a novel approach using truncated radix-4 SRT division technique. Targeting on the performance specification that has practical applications, the proposed approach confirms very efficient design in terms of hardware cost and output la...eng
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectCORDIC-
dc.subjectLow power-
dc.subjectFrequency synthesis-
dc.subjectDDFS-
dc.subjectAngle rotation-
dc.subject직접 회로-
dc.subject각도 회전-
dc.subject저전력-
dc.subject주파수 합성-
dc.subject디지털 주파수 합성기-
dc.subjectIntegrated circuit-
dc.titleQuadrature direct digital frequency synthesis using fine-grain angle rotation = 미세 각도 회전을 이용한 직교 직접 디지털 주파수 합성 방법-
dc.typeThesis(Ph.D)-
dc.identifier.CNRN244897/325007 -
dc.description.department한국과학기술원 : 전기및전자공학전공, -
dc.identifier.uid020005231-
dc.contributor.localauthorPark, In-Cheol-
dc.contributor.localauthor박인철-
Appears in Collection
EE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0