Path metric memory management for minimising interconnections in Viterbi decoders

Abstract

To simplify the interconnection between processing elements and path metric memory banks in Viterbi decoders, a new path metric update scheme is proposed based on two techniques, named swapped state grouping and swapped computing. The proposed scheme leads to a simple interconnection consisting of 2 x 2 switches.