Voltage stacked vector processor

Abstract

This work addresses challenges of vector processor implementation in integrated circuits (IC), with particular focus on power delivery network (PDN) efficiency. Due to the nature of load distribution in vector architecture, Voltage Stacking can be used to improve the overall power network efficiency. This work shows that the voltage stacking has the potential to be successfully applied in other circuits where current profiles are similar.