A novel mechanism for delay-insensitive data transfer based on current-mode multiple valued logic

Cited 4 time in webofscience Cited 0 time in scopus
  • Hit : 28
  • Download : 0
By conventional delay-insensitive data encodings, the number of required wires for transferring N-bit data is 2N+1. To reduce the required number of wires to N+1, and thus, reducing complexity in designing a large scaled chip, a novel data transfer mechanism based on current-mode multiple valued logic is proposed. Effectiveness of proposed data transfer mechanism is validated by comparisons with conventional data transfer mechanisms using dual-rail and 1-of-4 encodings at the 0.25-mum CMOS technology. Simulation results of 32-bit data transfer with 10 rum wire length demonstrate that proposed data transfer mechanism reduces the time-power product values of dual-rail and 1-of-4 encoding by 55.5% and 8.5%, respectively, in addition to the reduction of the number of wire by about half.
Publisher
SPRINGER-VERLAG BERLIN
Issue Date
2004
Language
English
Article Type
Article; Proceedings Paper
Citation

INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION Book Series: LECTURE NOTES IN COMPUTER SCIENCE, v.3254, pp.691 - 700

ISSN
0302-9743
URI
http://hdl.handle.net/10203/255905
Appears in Collection
GT-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 4 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0