High Area-Efficient DC-DC Converter With High Reliability Using Time-Mode Miller Compensation (TMMC)

Cited 6 time in webofscience Cited 6 time in scopus
  • Hit : 153
  • Download : 0
This paper presents a novel on-chip compensation scheme, the Time-Mode Miller Compensation (TMMC), for DC-DC converter in which the compensation components are integrated on-chip. Using this proposed scheme, the DC-DC converter is stably compensated and insensitive to process variations, with significantly small compensation components (1 pF and 80 k Omega in this work) consuming very small silicon area owing to the characteristic of the TMMC. The small compensation components make the chip size small, with 0.12 mm(2) of core area (w/o power transistors) using 0.18 mu m I/O process. This core size is as small as that of the digital DC-DC converters implemented with less than sub-50 nm process. The measurement result shows that the maximum power efficiency of 90.6% is obtained at the load current of 220 mA with the switching frequency of 1.15 MHz when the input and the output voltages are 3.3 V and 2 V, respectively.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
2013-10
Language
English
Article Type
Article
Keywords

CIRCUITS

Citation

IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.48, no.10, pp.2457 - 2468

ISSN
0018-9200
DOI
10.1109/JSSC.2013.2272845
URI
http://hdl.handle.net/10203/254458
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 6 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0