A 96.5% Efficiency Current Mode Hysteretic Buck Converter with 1.2% Error Auto-Selectable Frequency Locking

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 149
  • Download : 0
This paper proposes a current mode hysteretic buck converter with auto-selectable frequency locking. In this work, the hysteresis of the hysteretic comparator and the resistance of the feedback network are adjusted simultaneously to fix the switching frequency. The proposed switching frequency locking scheme can improve the power efficiency and fix the spectral components of the output at specific frequencies by suitably lowering the switching frequency under light load conditions. Implemented in a 65 nm CMOS, the proposed converter achieves peak efficiency of 96.5% for a 3.3 V input with less than 1.2% frequency error while locking at 1, 0.5 and 0.25 MHz.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
2018-09
Language
English
Article Type
Article
Citation

IEEE TRANSACTIONS ON POWER ELECTRONICS, v.33, no.9, pp.7733 - 7743

ISSN
0885-8993
DOI
10.1109/TPEL.2017.2766691
URI
http://hdl.handle.net/10203/244805
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0