The Evolution of Channelization Receiver Architecture: Principles and Design Challenges

Cited 1 time in webofscience Cited 0 time in scopus
  • Hit : 178
  • Download : 0
This paper presents a broadband receiver architecture with series and parallel channelization. The proposed architecture decomposes the broadband incident spectrum into multiple channels, and achieves fast switching time while using the single synthesizer with a fixed local oscillator (LO) frequency. Channelized receiver is a good candidate for critical RF processing tasks, such as data conversion, broadband radio, and spectrum analysis. The key feature of the proposed channelized receiver is the decomposition of the broadband frequency spectrum through parallel band partition and series channel selection. Relevant design challenges of the channelization receiver are discussed. In addition, the radio impairments determining the key performance of the radio are analyzed. The prototype receiver front-end was designed and implemented in 45nm CMOS technology to demonstrate the effectiveness of the proposed architecture. The receiver front-end prototype splits an input spectrum of DC-40GHz into 4 sub-bands with 10GHz IF bandwidth and dissipates the average power of 33mA and 60mA from RF and LO blocks respectively while achieving <5dB NF and <-145dBc/Hz phase noise.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
2017-11
Language
English
Article Type
Article
Keywords

LOW-NOISE AMPLIFIER; CMOS; RADIO; TOLERANT

Citation

IEEE ACCESS, v.5, pp.25385 - 25395

ISSN
2169-3536
DOI
10.1109/ACCESS.2017.2772810
URI
http://hdl.handle.net/10203/237708
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 1 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0