Capacitance-to-digital converter based on power detection전력검출에 기반한 커패시턴스-디지털 변환회로

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 479
  • Download : 0
Capacitance-to-digital converters (CDC) help transform a change in capacitance, usually coming from a capacitive sensor, into an exploitable digital word. The various performance characteristics expected from these type of circuits makes their design particularly challenging. Therefore, CDC designs are diverse and involve many different techniques each one with its own set of advantages and disadvantages. This thesis proposes a CDC based on power detection which consists in relating a variation in capacitance to a change in power by means of the attenuation of an input fundamental tone passing through a low-pass filter that contains the capacitive element to be interfaced. Recently, research has focused on widening the capacitive range and resolution of these circuits. High resolution CDCs usually have severe capacitance range limitations or high power consumption which limits their applications. This thesis describes a highly adaptable 16-bit CDC based on power detection with wide capacitance range (nearly 1 nF) whose power consumption, measuring time and circuit capacitors are fixed and independent from the actual capacitance measurements regardless of the sensor's capacitance size. This CDC counts with a variable capacitance resolution which can be adjusted depending on the requirements of each sensor. Additionally, its multistage power detector provides the CDC with three different sensitivity rates making it possible to interface one capacitive sensor with three different sensitivities or three different sensors with their own sensitivity requirements each. This high versatility relies on the different configurations of the system as well as on two main blocks: the multi-stage power detection block and the low-pass filter that includes the variable capacitive element. An on-chip low-pass filter was added to prove the method’s reliability for on-chip applications. The circuit was designed using a TSMC $0.25-\mu m$ CMOS technology, operates at a single 2.5-V supply, and consumes less than 1.86 mW.
Advisors
Yoo, Hyung-Jounresearcher유형준researcher
Description
한국과학기술원 :전기및전자공학부,
Publisher
한국과학기술원
Issue Date
2016
Identifier
325007
Language
eng
Description

학위논문(석사) - 한국과학기술원 : 전기및전자공학부, 2016.2 ,[vi, 57 p. :]

Keywords

capacitance-to-digital converter; capacitive sensor; power detection; multi stage detection; wide sensing range; 커패시턴스-디지털 변환회로; 정전식 센서; 전력 검출; 다단식 검출; 광범위 센싱

URI
http://hdl.handle.net/10203/221768
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=649574&flag=dissertation
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0