RAMS: DRAM Rank-Aware Memory Scheduling for Energy Saving

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 301
  • Download : 0
DRAMs are one of the main players of the computer system energy consumption. Thus, reducing DRAM energy consumption has a big potential to save the entire system energy consumption. Because the standby power consumption of DRAM is significant, modern DRAMs provide low-power modes for reducing idle energy consumption. However, the use of low-power modes can degrade the performance because state transitions to/from low-power states involve a time penalty. To effectively utilize low-power modes, we propose DRAM rank-aware memory scheduling schemes. One scheme utilizes a prioritized cache block replacement method considering the power states of DRAM ranks to select victim blocks for the late level cache. Through this scheme, DRAM traffic and the number of state transitions of DRAM ranks can be reduced. The other scheme utilizes the memory controller by controlling write traffic to DRAM with the awareness of the DRAM rank states. DRAM rank idle times and state transitions can be reduced by this scheme. Our proposed schemes are shown to reduce DRAM energy consumption by 15.2 percent on average
Publisher
IEEE COMPUTER SOC
Issue Date
2016-10
Language
English
Article Type
Article
Citation

IEEE TRANSACTIONS ON COMPUTERS, v.65, no.10, pp.3210 - 3216

ISSN
0018-9340
DOI
10.1109/TC.2016.2525994
URI
http://hdl.handle.net/10203/213856
Appears in Collection
CS-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0