Low-Overhead Network-on-Chip Support for Location-Oblivious Task Placement

Cited 7 time in webofscience Cited 9 time in scopus
  • Hit : 775
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKim, Gwangsunko
dc.contributor.authorLee, Michael Mihn-Jongko
dc.contributor.authorKim, John Dongjunko
dc.contributor.authorLee, Jae W.ko
dc.contributor.authorAbts, Dennisko
dc.contributor.authorMarty, Michaelko
dc.date.accessioned2014-09-01T08:39:26Z-
dc.date.available2014-09-01T08:39:26Z-
dc.date.created2014-07-29-
dc.date.created2014-07-29-
dc.date.issued2014-06-
dc.identifier.citationIEEE TRANSACTIONS ON COMPUTERS, v.63, no.6, pp.1486 - 1499-
dc.identifier.issn0018-9340-
dc.identifier.urihttp://hdl.handle.net/10203/189641-
dc.description.abstractMany-core processors will have many processing cores with a network-on-chip (NoC) that provides access to shared resources such as main memory and on-chip caches. However, locally-fair arbitration in multi-stage NoC can lead to globally unfair access to shared resources and impact system-level performance depending on where each task is physically placed. In this work, we propose an arbitration to provide equality-of-service (EoS) in the network and provide support for location-oblivious task placement. We propose using probabilistic arbitration combined with distance-based weights to achieve EoS and overcome the limitation of round-robin arbiter. However, the complexity of probabilistic arbitration results in high area and long latency which negatively impacts performance. In order to reduce the hardware complexity, we propose an hybrid arbiter that switches between a simple arbiter at low load and a complex arbiter at high load. The hybrid arbiter is enabled by the observation that arbitration only impacts the overall performance and global fairness at a high load. We evaluate our arbitration scheme with synthetic traffic patterns and GPGPU benchmarks. Our results shows that hybrid arbiter that combines round-robin arbiter with probabilistic distance-based arbitration reduces performance variation as task placement is varied and also improves average IPC.-
dc.languageEnglish-
dc.publisherIEEE COMPUTER SOC-
dc.subjectQUALITY-OF-SERVICE-
dc.subjectINTERCONNECTION NETWORKS-
dc.subjectARCHITECTURE-
dc.subjectPERFORMANCE-
dc.subjectROUTER-
dc.titleLow-Overhead Network-on-Chip Support for Location-Oblivious Task Placement-
dc.typeArticle-
dc.identifier.wosid000337905200013-
dc.identifier.scopusid2-s2.0-84903171981-
dc.type.rimsART-
dc.citation.volume63-
dc.citation.issue6-
dc.citation.beginningpage1486-
dc.citation.endingpage1499-
dc.citation.publicationnameIEEE TRANSACTIONS ON COMPUTERS-
dc.identifier.doi10.1109/TC.2012.241-
dc.embargo.liftdate9999-12-31-
dc.embargo.terms9999-12-31-
dc.contributor.localauthorKim, John Dongjun-
dc.contributor.nonIdAuthorLee, Michael Mihn-Jong-
dc.contributor.nonIdAuthorLee, Jae W.-
dc.contributor.nonIdAuthorAbts, Dennis-
dc.contributor.nonIdAuthorMarty, Michael-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorNetwork-on-chip (NoC)-
dc.subject.keywordAuthorarbitration-
dc.subject.keywordAuthorequality-of-service (EoS)-
dc.subject.keywordPlusQUALITY-OF-SERVICE-
dc.subject.keywordPlusINTERCONNECTION NETWORKS-
dc.subject.keywordPlusARCHITECTURE-
dc.subject.keywordPlusPERFORMANCE-
dc.subject.keywordPlusROUTER-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 7 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0