Simplifying Clock Gating Logic by Matching Factored Forms

Cited 5 time in webofscience Cited 6 time in scopus
  • Hit : 637
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorHan, Inhakko
dc.contributor.authorShin, Youngsooko
dc.date.accessioned2014-09-01T08:08:23Z-
dc.date.available2014-09-01T08:08:23Z-
dc.date.created2014-07-17-
dc.date.created2014-07-17-
dc.date.issued2014-06-
dc.identifier.citationIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.22, no.6, pp.1338 - 1349-
dc.identifier.issn1063-8210-
dc.identifier.urihttp://hdl.handle.net/10203/189408-
dc.description.abstractGate-level clock gating starts with a netlist, with partial or no gating applied; some flip-flops are then selected for further gating to reduce the circuit's power consumption, and a gating logic of the smallest possible size must then be synthesized. We show how to do this by factored form matching, in which gating functions in factored forms are matched, as far as possible, with factored forms of the Boolean functions of existing combinational nodes in the circuit; additional gates are then introduced, but only for the portion of gating functions that are not matched. Strong matching identifies matches that are explicitly present in the factored forms, and weak matching seeks matches that are implicit in the logic and thus are more difficult to discover. Factored form matching reduces gating logic by an average of 24%, over a few test circuits, for which Boolean division only achieves an average reduction of 8%.-
dc.languageEnglish-
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.subjectALGORITHMS-
dc.subjectCIRCUITS-
dc.titleSimplifying Clock Gating Logic by Matching Factored Forms-
dc.typeArticle-
dc.identifier.wosid000337167600013-
dc.identifier.scopusid2-s2.0-84901391562-
dc.type.rimsART-
dc.citation.volume22-
dc.citation.issue6-
dc.citation.beginningpage1338-
dc.citation.endingpage1349-
dc.citation.publicationnameIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS-
dc.identifier.doi10.1109/TVLSI.2013.2271054-
dc.embargo.liftdate9999-12-31-
dc.embargo.terms9999-12-31-
dc.contributor.localauthorShin, Youngsoo-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorClock gating-
dc.subject.keywordAuthorfactored form-
dc.subject.keywordAuthorfactoring tree-
dc.subject.keywordAuthorgating logic-
dc.subject.keywordPlusALGORITHMS-
dc.subject.keywordPlusCIRCUITS-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 5 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0