Optimal locations of switches and interconnections for ATM LANs

Cited 1 time in webofscience Cited 0 time in scopus
  • Hit : 961
  • Download : 2
DC FieldValueLanguage
dc.contributor.authorChoi, HSko
dc.contributor.authorLee, Hko
dc.contributor.authorLee, KDko
dc.contributor.authorKim, Sehunko
dc.contributor.authorLee, JHko
dc.date.accessioned2007-11-07T01:37:49Z-
dc.date.available2007-11-07T01:37:49Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2001-11-
dc.identifier.citationCOMPUTERS OPERATIONS RESEARCH, v.28, no.13, pp.1347 - 1366-
dc.identifier.issn0305-0548-
dc.identifier.urihttp://hdl.handle.net/10203/1842-
dc.description.abstractSetting up an ATM LAN with such equipment as ATM switches and cables is known to be of high price. The setup cost can be minimized with optimal design while providing the required bandwidths for all demand pairs to maintain the quality of service (QoS) requirement. In this paper, we suggest a combined optimization problem for determining optimal locations of switches, interconnections, and their capacities which can be utilized in designing ATM LAN. Two integer programming (IP) formulations are provided for the optimal network design problem. Also, the well-known Lagrangean relaxation technique is applied to solve the IP formulations. With the algorithms, we can also obtain time-efficiency as well as upper and lower bounds of the optimal objective value. To validate our design approach, various test examples are shown. High-quality solutions for ATM LANs with average error range of about 2.2% are generated.-
dc.languageEnglish-
dc.language.isoen_USen
dc.publisherPERGAMON-ELSEVIER SCIENCE LTD-
dc.subjectLOCAL-AREA NETWORKS-
dc.subjectMANAGEMENT-
dc.subjectDESIGN-
dc.titleOptimal locations of switches and interconnections for ATM LANs-
dc.typeArticle-
dc.identifier.wosid000170419200007-
dc.identifier.scopusid2-s2.0-0035502108-
dc.type.rimsART-
dc.citation.volume28-
dc.citation.issue13-
dc.citation.beginningpage1347-
dc.citation.endingpage1366-
dc.citation.publicationnameCOMPUTERS OPERATIONS RESEARCH-
dc.identifier.doi10.1016/S0305-0548(00)00044-7-
dc.embargo.liftdate9999-12-31-
dc.embargo.terms9999-12-31-
dc.contributor.localauthorKim, Sehun-
dc.contributor.nonIdAuthorChoi, HS-
dc.contributor.nonIdAuthorLee, H-
dc.contributor.nonIdAuthorLee, KD-
dc.contributor.nonIdAuthorLee, JH-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorATM LAN-
dc.subject.keywordAuthorinteger programming-
dc.subject.keywordAuthorLagrangean relaxation-
dc.subject.keywordPlusLOCAL-AREA NETWORKS-
dc.subject.keywordPlusMANAGEMENT-
dc.subject.keywordPlusDESIGN-
Appears in Collection
IE-Journal Papers(저널논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 1 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0