Analysis of 1/f noise in CMOS preamplifier with CDS circuit

Noise of CMOS charge-sensitive preamplifier (CSA) and correlated double sample-and-hold (CDS) circuit matching a capacitive source is calculated to analyze the relative portions of thermal and 1/f noise. In most radiation detector systems, a PMOS transistor is used as the input device because its 1/f noise is lower than that of the NMOS. However, to study the 1/f noise reduction action of a CDS circuit in the 1/f noise dominant condition, an NMOS transistor is deliberately chosen as the input transistor of the CSA. The theoretical minimum number of equivalent noise charge (ENC) that can be achieved in this system is about 1700 electrons, rms for a 5-pF detector capacitance. To demonstrate the theoretical analysis, a chip of CSA and CDS was designed in a 0.5-mum CMOS technology. The main amplifier is a differential input single-ended folded cascode, and its measured gain bandwidth is more than 5 MHz. The measured ENCs of the CSA shaper and the CSA-CDS systems are 2105 and 3046 electrons rms, respectively.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
2002-08
Language
ENG
Keywords

READOUT ELECTRONICS

Citation

IEEE TRANSACTIONS ON NUCLEAR SCIENCE, v.49, no.4, pp.1819 - 1823

ISSN
0018-9499
URI
http://hdl.handle.net/10203/1736
Appears in Collection
NE-Journal Papers(저널논문)
Files in This Item
2002_Analysis of 1f noise.pdf(318.32 kB)Download
  • Hit : 1804
  • Download : 2401
  • Cited 0 times in thomson ci
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡClick to seewebofscience_button
⊙ Cited 10 items in WoSClick to see citing articles inrecords_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0