DSpace at KOASAS: On-chip network design considerations for compute accelerators

DSpace at KOASAS

College of Engineering(공과대학)School of Electrical Engineering(전기및전자공학부)EE-Conference Papers(학술회의논문)

On-chip network design considerations for compute accelerators

Cited 0 time in webofscience

Cited 0 time in

Hit : 287
Download : 0

Export

Bakhoda A. / Kim, John Dongjun researcher / Aamodt T.M.

Publisher: Institute of Electrical and Electronics Engineers

Issue Date: 2010-09-11

Language: ENG

Citation: 19th International Conference on Parallel Architectures and Compilation Techniques, PACT 2010, v.0, no.0, pp.535 - 536

ISSN: 1089-795X

URI: http://hdl.handle.net/10203/167067

Appears in Collection: EE-Conference Papers(학술회의논문)

Files in This Item: There are no files associated with this item.

Display Full Item Record

qr_code

트윗하기

KOASAS

Knowledge Service Development Team, KAIST 291 Daehak-ro, Yuseong-gu, Daejeon 34141, Republic of Korea. T. 82-42-350-4493 Email. koasas@kaist.ac.kr
Copyright © 2016. Korea Advanced Institute of Science and Technology. All Rights Reserved.

KOASAS

KOASAS

Browse

On-chip network design considerations for compute accelerators

KOASAS

Communities & Collections