DSpace at KOASAS
College of Engineering(공과대학)School of Electrical Engineering(전기및전자공학부)EE-Conference Papers(학술회의논문)

고성능 ASIC 설계를 위한 펄스래치회로 최적화기법 분석

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 506
  • Download : 0
Export
백승훈 / 신영수researcher
Publisher
한국반도체학회
Issue Date
2011-02
Language
KOR
Citation

한국반도체학술대회

URI
http://hdl.handle.net/10203/166196
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.

Display Full Item Record

qr_code

  • mendeley

    citeulike

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


rss_1.0 rss_2.0 atom_1.0