Test cases generation from UML state diagrams

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 817
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKim, Y.G.ko
dc.contributor.authorHong, H.S.ko
dc.contributor.authorBae, Doo-Hwanko
dc.contributor.authorCha, Sungdeokko
dc.date.accessioned2009-12-29T04:47:13Z-
dc.date.available2009-12-29T04:47:13Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued1999-08-
dc.identifier.citationIEE PROCEEDINGS: SOFTWARE, v.146, no.4, pp.187 - 192-
dc.identifier.issn1462-5970-
dc.identifier.urihttp://hdl.handle.net/10203/15990-
dc.description.abstractThe paper discusses the application of state diagrams in UML to class testing. A set of coverage criteria is proposed based on control and data flow in UML state diagrams and it is shown how to generate test cases satisfying these criteria from UML state diagrams. First, control flow is identified by transforming UML state diagrams into extended finite state machines (EFSMs). The hierarchical and concurrent structure of states is flattened and broadcast communications are eliminated in the resulting EFSMs. Second, data flow is identified by transforming EFSMs into flow graphs to which conventional data flow analysis techniques can be applied. © IRE, 1999.-
dc.languageEnglish-
dc.language.isoen_USen
dc.publisherInstitute of Electrical Engineers-
dc.titleTest cases generation from UML state diagrams-
dc.typeArticle-
dc.identifier.scopusid2-s2.0-0033170385-
dc.type.rimsART-
dc.citation.volume146-
dc.citation.issue4-
dc.citation.beginningpage187-
dc.citation.endingpage192-
dc.citation.publicationnameIEE PROCEEDINGS: SOFTWARE-
dc.embargo.liftdate9999-12-31-
dc.embargo.terms9999-12-31-
dc.contributor.localauthorBae, Doo-Hwan-
dc.contributor.nonIdAuthorKim, Y.G.-
dc.contributor.nonIdAuthorHong, H.S.-
Appears in Collection
CS-Journal Papers(저널논문)
Files in This Item

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0