Block-matching criterion for efficient VLSI implementation of motion estimation

Abstract

A new block-matching motion estimation criterion is presented, which can be implemented in VLSI more efficiently than the conventional criterion. The proposed scheme can reduce the amount of hardware required and increase the speed of computation in a VLSI chip with acceptable video performance. Video performance and VLSI implementation using the proposed criterion are presented.