Leakage power minimization for the synthesis of parallel multiplier circuits
- Issue Date
- 2004-04-26
- Language
- ENG
- Citation
Proceedings of the 2004 ACM Great lakes Symposium on VLSI, GLSVLSI 2004: VLSI in the Nanometer Era, pp.166 - 169
- Appears in Collection
- RIMS Conference Papers
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.