DSpace at KOASAS
College of Engineering(공과대학)School of Electrical Engineering(전기및전자공학부)EE-Conference Papers(학술회의논문)

Multi-thread VLIW processor architecture for HDTV decoding

Cited 3 time in webofscience Cited 0 time in scopus
  • Hit : 304
  • Download : 0
Export
Kim, H / Yang, WS / Shin, MC / Min, SJ / Bae, SO / Park, In-Cheolresearcher
Publisher
CICC
Issue Date
2000-05-21
Language
English
Citation

CICC 2000: 22nd Annual Custom Integrated Circuits Conference, pp.559 - 562

ISSN
0886-5930
URI
http://hdl.handle.net/10203/127212
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 3 items in WoS Click to see citing articles in records_button

Display Full Item Record

qr_code

  • mendeley

    citeulike

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


rss_1.0 rss_2.0 atom_1.0