Low Jitter Digital Timing Synchronizer for CAP-based VDSL System
- Issue Date
- 2001
- Language
- ENG
- Citation
European Solid-State Circuits Conference, pp.146 - 147
- Appears in Collection
- RIMS Conference Papers
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.