MetaCore: An application-specific programmable DSP development system

Cited 12 time in webofscience Cited 0 time in scopus
  • Hit : 474
  • Download : 221
DC FieldValueLanguage
dc.contributor.authorYang, JHko
dc.contributor.authorKim, BWko
dc.contributor.authorNam, SJko
dc.contributor.authorKwon, YSko
dc.contributor.authorLee, DHko
dc.contributor.authorLee, JYko
dc.contributor.authorHwang, CSko
dc.contributor.authorLee, Yong-Hoonko
dc.contributor.authorHwang, SHko
dc.contributor.authorPark, In-Cheolko
dc.contributor.authorKyung, Chong-Minko
dc.date.accessioned2009-11-05T02:28:34Z-
dc.date.available2009-11-05T02:28:34Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2000-04-
dc.identifier.citationIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.8, no.2, pp.173 - 183-
dc.identifier.issn1063-8210-
dc.identifier.urihttp://hdl.handle.net/10203/12149-
dc.description.abstractThis paper describes the MetaCore system which is an application-specific instruction-set processor (ASIP) development system targeted for digital signal processor (DSP) applications, The goal of the MetaCore system is to offer an efficient design methodology meeting specifications given as a combination of performance, cost, and design turnaround time. The MetaCore system consists of two major design stages: design exploration and design generation. In the design exploration stage, MetaCore system accepts a set of benchmark programs and structural/behavioral specifications for the target processor and estimates the hardware cost and performance for each hardware configuration being explored, Once a hardware configuration and instruction set are chosen, the system helps generate the target processor design in the form of hardware description language (HDL) along with the application program development tools such as C compiler, assembler, and instruction set simulator. The effectiveness of the MetaCore system was verified with a successful design of MDSP-II, a programmable DSP processor targeted for mobile communication.-
dc.languageEnglish-
dc.language.isoen_USen
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.titleMetaCore: An application-specific programmable DSP development system-
dc.typeArticle-
dc.identifier.wosid000086495400006-
dc.identifier.scopusid2-s2.0-0033903887-
dc.type.rimsART-
dc.citation.volume8-
dc.citation.issue2-
dc.citation.beginningpage173-
dc.citation.endingpage183-
dc.citation.publicationnameIEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS-
dc.embargo.liftdate9999-12-31-
dc.embargo.terms9999-12-31-
dc.contributor.localauthorLee, Yong-Hoon-
dc.contributor.localauthorPark, In-Cheol-
dc.contributor.localauthorKyung, Chong-Min-
dc.contributor.nonIdAuthorYang, JH-
dc.contributor.nonIdAuthorKim, BW-
dc.contributor.nonIdAuthorNam, SJ-
dc.contributor.nonIdAuthorKwon, YS-
dc.contributor.nonIdAuthorLee, DH-
dc.contributor.nonIdAuthorLee, JY-
dc.contributor.nonIdAuthorHwang, CS-
dc.contributor.nonIdAuthorHwang, SH-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorapplication-specific instruction-set processor-
dc.subject.keywordAuthor(ASIP)-
dc.subject.keywordAuthordesign efficiency-
dc.subject.keywordAuthordesign turnaround time-
dc.subject.keywordAuthordigital signal processor-
dc.subject.keywordAuthorprocessor specification-
dc.subject.keywordAuthorretargetable compilation-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 12 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0