Temporal partitioning to amortize reconfiguration overhead for dynamically reconfigurable architectures

Cited 2 time in webofscience Cited 0 time in scopus
  • Hit : 145
  • Download : 197
DC FieldValueLanguage
dc.contributor.authorKim, Jin-Hwanko
dc.contributor.authorCho, Jeong-Hunko
dc.contributor.authorKim, Tag-Gonko
dc.date.accessioned2009-11-02T06:39:51Z-
dc.date.available2009-11-02T06:39:51Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2007-12-
dc.identifier.citationIEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, v.E90D, pp.1977 - 1985-
dc.identifier.issn0916-8532-
dc.identifier.urihttp://hdl.handle.net/10203/12023-
dc.description.abstractIn these days, many dynamically reconfigurable architectures have been introduced to fill the gap between ASICs and software-programmed processors such as GPPs and DSPs. These reconfigurable architectures have shown to achieve higher performance compared to software-programmed processors. However, reconfigurable architectures suffer from a significant reconfiguration overhead and a speedup limitation. By reducing the reconfiguration overhead, the overall performance of reconfigurable architectures can be improved. Therefore, we will describe temporal partitioning, which are able to amortize the reconfiguration overhead at synthesis phase or compilation time. Our temporal partitioning methodology splits a configuration context into temporal partitions to amortize reconfiguration overhead. And then, we will present benchmark results to demonstrate the effectiveness of our methodology.-
dc.languageEnglish-
dc.language.isoen_USen
dc.publisherIEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG-
dc.subjectCOMPILER-
dc.subjectSYSTEMS-
dc.titleTemporal partitioning to amortize reconfiguration overhead for dynamically reconfigurable architectures-
dc.typeArticle-
dc.identifier.wosid000252020000010-
dc.identifier.scopusid2-s2.0-68249144682-
dc.type.rimsART-
dc.citation.volumeE90D-
dc.citation.beginningpage1977-
dc.citation.endingpage1985-
dc.citation.publicationnameIEICE TRANSACTIONS ON INFORMATION AND SYSTEMS-
dc.identifier.doi10.1093/ietisy/e90-d.12.1977-
dc.contributor.localauthorKim, Tag-Gon-
dc.contributor.nonIdAuthorKim, Jin-Hwan-
dc.contributor.nonIdAuthorCho, Jeong-Hun-
dc.type.journalArticleArticle-
dc.subject.keywordAuthortemporal partitioning-
dc.subject.keywordAuthorreconfigurable architecture-
dc.subject.keywordAuthorpartial reconfiguration-
dc.subject.keywordAuthordynamic reconfiguration-
dc.subject.keywordAuthorrun-time reconfiguration and high-level synthesis-
dc.subject.keywordPlusCOMPILER-
dc.subject.keywordPlusSYSTEMS-
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 2 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0