A Mask Reuse Methodology for Reducing System-on-a-Chip Cost

Publisher
IEEE
Issue Date
2005-03
Language
ENG
Citation

Sixth International Symposium on Quality Electronic Design, pp.482 - 487

URI
http://hdl.handle.net/10203/1053
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
A mask reuse methodology for reducing System-on-a-Chip cost.pdf(193.54 kB)Download
  • Hit : 505
  • Download : 295
  • Cited 0 times in thomson ci

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0