Long-Term Power Minimization of Dual-Vt CMOS Circuits
- Publisher
- IEEE
- Issue Date
- 2002-09
- Language
- ENG
- Citation
Int'l ASIC/SOC Conf., pp.323 - 327
- Appears in Collection
- EE-Conference Papers(학술회의논문)
- Files in This Item
- Long-term power minimization of dual-vt CMOS ci...(378.26 kB)Download
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.