Long-Term Power Minimization of Dual-Vt CMOS Circuits

Publisher
IEEE
Issue Date
2002-09
Language
ENG
Citation

Int'l ASIC/SOC Conf., pp.323 - 327

URI
http://hdl.handle.net/10203/1052
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
Long-term power minimization of dual-vt CMOS circuits.pdf(378.26 kB)Download
  • Hit : 729
  • Download : 598
  • Cited 0 times in thomson ci

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0