Printed thin-film transistors and complementary logic gates
that use polymer-coated single-walled carbon nanotube networks

Seung-Hyun Hur
Department of Materials Science and Engineering, University of Illinois at Urbana-Champaign, Urbana, Illinois 61801; Beckman Institute and Frederick Seitz Materials Research Laboratory, University of Illinois at Urbana-Champaign, Urbana, Illinois 61801; and Center for Advanced Functional Polymers, Department of Chemical and Biomolecular Engineering, Korea Advanced Institute of Science and Technology, 373-1, Korea

Coskun Kocabas
Department of Physics, University of Illinois at Urbana-Champaign, Urbana, Illinois 61801 and Beckman Institute and Frederick Seitz Materials Research Laboratory, University of Illinois at Urbana-Champaign, Urbana, Illinois 61801

Anshu Gaur
Department of Materials Science and Engineering, University of Illinois at Urbana-Champaign, Urbana, Illinois 61801 and Beckman Institute and Frederick Seitz Materials Research Laboratory, University of Illinois at Urbana-Champaign, Urbana, Illinois 61801

O. Ok Park
Center for Advanced Functional Polymers, Department of Chemical and Biomolecular Engineering, Korea Advanced Institute of Science and Technology, 373-1, Korea

Moonsub Shim
Department of Materials Science and Engineering, University of Illinois at Urbana-Champaign, Urbana, Illinois 61801

John A. Rogers
Department of Materials Science and Engineering, University of Illinois at Urbana-Champaign, Urbana, Illinois 61801; Department of Chemistry, University of Illinois at Urbana-Champaign, Urbana, Illinois 61801; Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, Illinois 61801; and Beckman Institute and Frederick Seitz Materials Research Laboratory, University of Illinois at Urbana-Champaign, Urbana, Illinois 61801

(Received 8 March 2005; accepted 17 October 2005; published online 1 December 2005)

This paper reports on the electrical properties of thin-film transistors (TFTs) that use polymer-coated networks of single-walled carbon nanotubes (SWNTs) as the semiconductor with source and drain electrodes formed by high-resolution printing techniques. P-channel, n-channel, and ambipolar TFTs are demonstrated with bare SWNT networks, networks coated with polyethylene imine and with polyethylene oxide, respectively. Studies of the scaling of properties with channel length and tube density reveal important information about the operation of these devices. Complementary inverters made with n- and p-channel devices show gain larger than one and illustrate the potential use of these types of TFTs for complex logic circuits. © 2005 American Institute of Physics. [DOI: 10.1063/1.2135415]

I. INTRODUCTION

Semiconductor materials that can be deposited, preferably by printing, as thin films onto plastic substrates are of interest as enabling technologies for emerging types of large area, printed flexible electronic systems, known as “macroelectronics.” Organic small molecules and polymers, organic-inorganic hybrids, inorganic micro-/nanomaterial building blocks, and single-walled carbon nanotubes (SWNTs) have all been explored for this purpose. Of these materials, networks1-3 and arrays4-6 of SWNTs are particularly interesting because the very high mobilities of the individual tubes suggest that networks or arrays of them could provide exceptionally high effective thin-film mobilities. Furthermore, single-tube transistor studies show that the operation of the devices can be controlled, from p channel to n channel to ambipolar, simply by the use of insulating coatings of polymers that have different interactions with the tubes.7 This flexibility provides, in a single class of material, the ability to achieve complementary logic and even devices such as p-n diodes and more complex systems. This paper demonstrates some of these capabilities in network-based SWNT thin-film transistors (TFTs) that use source and drain electrodes formed by high resolution using printing-based approaches. The results are important for potential applications of this class of material in macroelectronics, sensor systems, and other devices.

The paper begins with a description of the fabrication steps, which incorporate a patterning method known as...
nanotransfer printing (nTP), for nanotube TFTs that exhibit p-channel, n-channel, and ambipolar behaviors when operated without any polymer coatings, with coatings of polyethylene imine (PEI) and polyethylene oxide (PEO), respectively. The scaling of the electrical properties of these devices with channel length and number of tubes per unit area reveal important aspects of the nature of charge transport through them. By combining p-channel and n-channel devices on a single substrate, it is possible to build complementary logic elements. A working inverter with gain larger than one demonstrates this capability.

II. EXPERIMENT

Figure 1(a) schematically illustrates the steps for building SWNT TFTs with printed electrodes. Random submonolayer networks of SWNTs (diameters between 1 and 3 nm, and lengths between 5 and 10 μm) were first grown onto SiO₂(100 nm)/Si wafers using established chemical-vapor deposition (CVD) techniques. By controlling the growth conditions, we could select from low-density networks (1 tube/μm²) that slightly exceed the percolation threshold (0.1–0.3 tube/μm²) to high-density networks (30 tubes/μm²). The general procedure involved diluting ferritin catalyst (Sigma-Aldrich Co.) in de-ionized water and then spin casting it onto degenerately doped Si substrates with a 100-nm-thick layer of thermal silicon dioxide. Heating these wafers to 900 °C oxidized the catalyst. Cooling them to room temperature in an air environment and then heating them to 900 °C in hydrogen reduced the catalyst. Growth was performed at 900 °C with CH₄[500 SCCM (standard cubic centimeter per minute)] and H₂(75 SCCM). The dilution ratio of the catalyst and the growth times defined the density of the networks. Reactive ion etching of the SWNTs through photolithographically defined patterns of resist created network stripes oriented along the transistor channels. These stripes facilitate electrical burnout procedures that enable high on/off current ratios in short channel devices; they also prevent electrical crosstalk between devices. To create the stripes, Shipley 1805 photoresist was spin coated at 3000 rpm on the SWNT substrates, prebaked at 115 °C for 1 min, exposed to UV light for 6 s (~120 mJ/cm²) with a photomask that had 5 μm line and spacing patterns, and developed for ~6 s in MF-319 developer. After rinsing with de-ionized (DI) water and drying with nitrogen, these stripes were placed in a reactive ion etching (RIE) chamber (Plasma Therm 760) to etch the exposed SWNTs with O₂ plasma. The etching was done in a 20 SCCM O₂ flow at a pressure of 200 mtorr for 30 s with 100 W radio-frequency power. The remaining photoresist was removed by acetone after the RIE treatment.

The SiO₂ and Si provided the gate dielectric and gate, respectively. Source and drain electrodes were formed directly on the SWNTs using the nTP technique. This procedure uses elastomeric stamps formed by casting and curing of polydimethyl siloxane (PDMS) against masters consisting of patterns of photoresist on silicon wafers. To fabricate masters for stamps that had 6 and 12 μm channel lengths, SU-8 5 photoresist was spin coated at 3000 rpm, prebaked at 120 °C for 5 min, exposed to UV light for 8 s (~160 mJ/cm²), postbaked at 95 °C for 3 min, and then developed for ~30 s in SU-8 developer. SU-8 50 photoresist was spin coated at 4000 rpm, prebaked at 65 °C for 5 min and 95 °C for 15 min, exposed to UV light for 40 s (~800 mJ/cm²), postbaked at 65 °C for 1 min and 95 °C for 4 min, and then developed for ~4 min in SU-8 developer to generate masters for the stamps that had 55 and 110 μm channel lengths. PDMS (Sylgard 184 from Dow Corning) prepolymer was mixed with curing agent and degassed, poured over the masters, and cured in the oven at 80 °C for 2 h. Peeling the cured PDMS from the masters completed the stamp fabrica-
tion. Coating the stamps with a collimated flux of metal [Au (20 nm; 0.5 nm/s) and then Ti (2 nm; 0.1 nm/s) with a Tescal e-beam evaporator (BJD 1800)] generated discontinuous films on the raised and recessed regions. Placing such a metal-coated stamp onto a substrate leads to “wetting” that provides intimate contact between the two surfaces without the need to apply external pressure. Contact for sufficient time at room temperature or slightly elevated temperatures, followed by the removal of the stamp, leaves a metal pattern in the geometry of the relief features on the substrate. The transfer process can be guided either through specific chemical interactions between the metals and the substrates or, by general, noncovalent surface forces. In the devices described here, we printed Ti(2 nm)/Au(20 nm) by placing the metal-coated stamps on the SWNT/SiO$_2$/Si substrates, baking at 70 °C for 1 h, and then removing the stamps. The geometries of relief define the dimensions of the substrates, baking at 70 °C for 1 h, and then removing the stamps. The geometries of relief define the dimensions of the substrates, baking at 70 °C for 1 h, and then removing the stamps.

The off currents can be eliminated through selective break-down of the metallic pathways. In this process, the average tube length, a substantial 30 tubes/μm², as estimated from analysis of the AFM image.

**III. RESULTS**

SWNT TFTs formed with these procedures have properties that compare well to those of devices whose electrodes are defined by conventional photolithography and lift-off. Figure 2(a) shows typical current-voltage characteristics of a printed device. These TFTs operate in the unipolar p-channel mode. To calculate the linear regime device mobility ($\mu_{\text{device}}$), we evaluated the slope in the transfer characteristics and applied the standard formula, $\mu_{\text{device}} = (dI_{\text{ds}}/dV_{\text{gs}})/(W/Lt)$, where $I_{\text{ds}}$ the drain-source current, $V_{\text{gs}}$ the gate voltage, $V_{\text{ds}}$ the drain-source voltage, $t$ the thickness of SiO$_2$ (100 nm), $W$ the channel length, $\varepsilon$ the dielectric constant of SiO$_2$ (3.9) and $\varepsilon_0$ is the permittivity of free space, and $L$ the channel width. Effects of fringing fields on the capacitance, which can be important at low network densities, were not considered. We used the physical width $W$ of the channel for these computations. (Mobilities computed using the summed widths of the stripes, rather than the physical widths of the electrodes, yield values that are approximately twice as large as those presented here. This higher value represents mobilities that are achievable in lithographically optimized striping geometries.) As shown in Fig. 2(b), the printed devices show mobilities and on/off current ratios similar to those of devices defined by photolithography for the entire range of channel lengths ($L$ between 5 and 100 μm) investigated here. The slight decrease in $\mu_{\text{device}}$ with decreasing channel length observed in both types of devices could be due to resistances at the contacts between the metal electrodes and the SWNTs. Shifts in threshold voltages ($V_t$) are also observed in these devices, as shown in Fig. 3(a). These shifts as well as the apparent decreases in mobility may be due partly to a transition from transport dominated by network effects at large channel lengths to one strongly influenced by tubes that directly span the channel in short channel devices. Empirical analysis of the device behavior showed effective contact resistances of a few tens of Ω cm, from linear fits of device resistances measured at different $V_{\text{gs}}$ as a function of channel length, as shown in Fig. 3(b). Linear fit to these data gives intrinsic device mobilities of ~22 cm²/V s and intrinsic threshold voltages of ~4 V.

The on/off current ratio also decreases sharply with $L$. For $L$ less than $L_e$, the average tube length, a substantial number of metallic tubes bridge the channel and give rise to significant off current. The on/off current ratio in this regime approaches a value comparable to that expected based on the 1/3 metallic tube content of these networks. The on/off current ratio increases with $L$ larger than $L_e$ due to the decreasing probability of purely metallic network pathways from source to drain electrode. We observed an increase in $\mu_{\text{device}}$ and a decrease in on/off current ratio with increasing density of the SWNT networks. For example, devices with lower densities (~14 tubes/μm²) than the ones in Fig. 2 (~20 tubes/μm²) showed on/off current ratios of ~10⁴ at $L = 100$ μm but with $\mu_{\text{device}}$ ~ 20 cm²/V s, as shown in Fig. 4. The off currents can be eliminated through selective break-down of the metallic pathways. In this process, $V_{\text{ds}}$ is slowly increased while $V_{\text{gs}}$ held at a voltage that strongly turns off...
the semiconducting tubes. At sufficiently high $V_{ds}$, $I_{ds}$ irreversibly decreases to small values due to electrical breakdown of the metallic tubes. A modest decrease in the mobility can accompany this electrical breakdown process. Chemical procedures are also available to increase the on/off ratio. As operated in open air, all of the SWNT TFTs showed unipolar $p$-channel operation, whether their electrodes were formed by printing or by photolithography. Obtaining both $p$- and $n$-channel devices is crucial to achieving efficient operation of complex logic circuits. Work on individual SWNT transistors shows that they also exhibit $p$-channel behavior in ambient conditions but that they can switch to $n$-channel when they are annealed in vacuum. We observed similar behavior in our network SWNT devices, as shown in Fig. 5. For realistic device applications, a more convenient means to control the device operation is required. Using ideas borrowed from work on single-tube transistors, we previously showed that SWNT TFTs built by photolithography exhibit $n$-channel operation when coated with PEI. This approach works equally well with the printed devices described here. Figures 6(a) and 6(b) show the transfer characteristics of devices before and after their conversion to $n$-channel operation by coating the entire active areas of the devices with a low molecular weight PEI ($\sim 800$, Sigma-Aldrich Co.). The inset of Fig. 6(b) shows the output characteristics of a PEI-coated device whose channel length and width are 100 and 250 $\mu$m, respectively. As an extension of this approach, we demonstrated that PEO enables ambipolar operation in printed SWNT TFTs just as it does in single-tube devices. Figure 6(c) shows the conversion. Figure 6(d) indicates that the channel length scaling properties of the $n$-channel devices are similar to those of the $p$-channel devices. The mobilities in the $n$-channel devices are, however, systematically lower compared to the original $p$-channel devices. This difference could be attributed to incomplete coating/interaction of the PEI with the tubes, the presence of $O_2$ adsorbed onto the devices prior to coating, or to an intrinsic difference in mobility for electrons and holes through the network. We observed a change from $n$-channel to ambipolar behavior of network SWNT TFTs as a function of exposure to air. Vac-1: 1 day annealing at $10^{-5}$ torr at room temperature. Vac-2: 1 day annealing at $10^{-5}$ torr at 150 °C. Channel length and channel width were 5 and 250 $\mu$m, respectively, and $V_{ds}$ was $-0.5$ V.
polar operation of PEI-coated devices after washing away (to the extent possible) the PEI with methanol. Recoating the devices returned them to unipolar $n$-channel behavior, as shown in Fig. 7.

Studies of SWNT TFTs constructed with PEI coatings selectively confined to the central part of the channel and those with PEI only in the contact regions suggest that uniform PEI coatings can change not only the contact properties but also the electrical properties of the tubes themselves. The results of this type of experiment, the analog of which has not been carried out in single-tube devices, are consistent with previous connections drawn between the electron donating ability of the polymer and changes in single-tube device properties. Changes in tube properties are also confirmed by optical measurements. The same charge transfer and doping effects that control the behavior of polymer-coated single-tube transistors likely govern the network-based TFTs described here. The ability to control the channel with insulating polymer coatings provides an important advantage of SWNT TFT devices compared, for example, to conventional organic semiconductors where different chemistries are typically required to achieve $n$- and $p$-channel operations and where $n$-type materials typically have much lower mobilities than $p$-type materials. A disadvantage of the PEI coating, however, is that it can degrade near the contacts at high voltages, which restricts the range of operating voltages ($V_{ds}$) in these devices.

We exploited the ability to control the operation of the devices to fabricate SWNT TFT-based complementary logic gates with bare $p$-channel devices and PEI-coated $n$-channel devices. Figure 8(a) shows a schematic illustration of the inverter configuration. The inverter in Fig. 8 showed a gain about 1.6, which is similar to inverters made with an individual nanotube by potassium doping and to results that can be achieved with conventional organic semiconductor-based devices.

**IV. SUMMARY AND CONCLUSIONS**

This paper presents $p$-channel, $n$-channel, and ambipolar SWNT TFTs with electrodes defined by a high-resolution printing process. These devices show mobilities of $\sim 25 \text{ cm}^2/\text{V s}$ for $p$-channel devices (corresponding to $\sim 50 \text{ cm}^2/\text{V s}$ when the device width is computed from the summed widths of the striped regions) and $\sim 10$ (corresponding to $\sim 20 \text{ cm}^2/\text{V s}$ when the device width is computed from the summed widths of the striped regions) for $n$-channel devices. The ambipolar devices showed lower $n$-channel mobility than $p$ channel when biased into the $p$ and $n$ modes. Selective polymer coatings and scaling studies with channel length and tube density provide insights into the operation of these devices. Complementary logic gates with these types of devices illustrate their suitability for complex circuits. Although these and other features of SWNT TFTs are attractive, there are disadvantages such as hyster-
thesis in the device behavior, which is thought to be due to field concentration around the tubes, and modest on/off current ratios due to the presence of metallic tubes. Current research is identifying methods to circumvent both of these problems. We believe, as a result, that arrays and networks of SWNTs represent promising semiconductor materials for macroelectronics and other systems.

ACKNOWLEDGMENTS

We thank T. Banks for help with the processing and A. Shim of Dow Corning for materials and advice. This work was supported by DARPA-funded AFRL-managed Macro-

electronics Program Contract No. FA8650-04-C-7101, the U.S. Department of Energy under Grant No. DEFG02-91-ER45439, the NSF through Grant No. NIRT-0403489, and the ACS Petroleum Research Fund.