An Integrated Low Power CMOS Baseband Analog Design for Direct Conversion Receiver

Minkyung Lee 1, Ickjin Kwon 2 and Kwyro Lee 2

1 Telecommunication Network, Samsung Electronics, Suwon, Korea.
2 Dept. of EECS, KAIST, Also with MICROS Research Center, Daejeon, Korea.

Abstract:

A low power CMOS receiver baseband analog circuit based on alternating filter and gain stage is reported. For the given specifications of the baseband analog block, optimum allocation of the gain, IIP3 and NF of the each block was performed to minimize current consumption. The fully integrated receiver BBA strip is fabricated in 0.18 μm CMOS technology and IIP3 of 30 dBm with a gain of 55 dB and noise figure of 31 dB are obtained at 4.86 mW power consumption.

1. Introduction

Due to the demand of longer battery life and lower cost solutions for wireless personal area network (WPAN) such as IEEE802.15.4, low power single chip CMOS receivers draw great attention [1]. Among the various receiver architectures, the direct conversion receiver (DCR) is a viable candidate solution for low cost and low power.

In a direct conversion receiver as shown in Fig. 1, all in band blockers reach baseband stage without filtering. Thus high linearity performance of baseband analog circuit is required to cope with interferers. Also, those in band interferer limits the allowed gain of the RF front-end and thus the noise performance becomes critical. Since input-referred third-order intercept point (IIP3) and noise figure is approximately proportional to the DC power consumption, it is a great challenge to achieve a compromise of high linearity and low noise performance at low power consumption.

In this paper, optimum allocation of gain, IIP3 and NF of filter stage and gain stage in baseband chain is proposed to minimize current consumption of the overall baseband analog (BBA) chain for a required specification. A receiver BBA circuit is designed and fabricated in 0.18 μm CMOS process. The low power receiver BBA design method is explained in detail and the fabrication results are reported.

2. Design methodology of Baseband Chain to minimize power Consumption

The noise figure and IIP3 performance of the receiver depends on the noise and linearity of blocks as well as their gain. Filtering followed by gain stage suppress out-of-channel interferers, relaxes linearity requirement of the gain stage. But the low noise channel selection filter is required. Gain stage followed by filtering stage relaxes LPF noise requirements while demanding a high linearity amplifier. At the same power consumption, the structure with the best noise performance leads to the worst linearity performance. Vice versa, a structure with high linearity leads to bad noise performance. To increase noise and linearity performance, more supply current need to be used in the building block. This is not a good way because the current consumption should be minimized. The best way to design the optimum baseband chain is alternating filter and gain stages [2]. This allows better trade-offs between noise figure and linearity for each stage.

To minimize the power consumption for the required specification, the relations between linearity, noise figure and current consumption need to be understood. In this paper, we consider the multi-stage baseband analog chain consists of unit cell with filter and gain function. Cascaded BBA chain model consists of two cells as shown in Fig. 2 can be extended to multi-stage BBA chain.

The theoretical I-V curve of a short channel MOSFET is given as following:

\[ I_s = \frac{1}{2} \cdot \frac{W}{L} \cdot \mu_{eff} \cdot C_m \cdot V_{gd}^2 \cdot \frac{1}{1 + \theta \cdot V_{gs}} \]  

where \( \theta = 1/(E_{sat} \cdot L) \) and \( V_{gs} = V_{gs} \cdot V_c \).

Following the analysis in [3], The input referred third-order intercept point (IIP3) of the MOSFET can be obtained as following:

\[ V_{irs} \approx \frac{8}{3} \cdot \frac{V_{gs}}{\theta} = K \cdot V_{gs} \]  

where \( K = \frac{8}{3 \theta} \). Using the relation in [4], the IIP3 of Filter and PGA circuit with feedback is given by...
where $A_o$ is open-loop gain and $A_T$ is closed loop gain of two-stage op-amp. We assume that feedback element is linear due to the linear passive element.

In an active-RC filter, both the op-amp and the resistors add noise. The input-referred noise of two-stage op-amp is

$$\text{IIP}_3 \text{ and noise of each stage, as following:}$$

where $g_{m}$ is the source resistance $R_S$ is

$$F = 1 + \frac{1}{g_m R_s} \left( \frac{\gamma + 1}{A_o} \right)$$

The IIP3 and noise figure of each stage is related to the current consumption by spurious free dynamic range (SFDR) as following:

$$\text{SFDR = SFDR (dB)} = \frac{\text{IIP}_3 (V^2)}{K F k T B} \left( \frac{K}{k T B (\gamma + 1 / A_o)} \right)^{2} \left( 1 + \frac{A_T}{A_o} \right)^{2}$$

Then, current consumption of each stage is given by

$$I = \frac{1}{2 R_s K} \left( \frac{\gamma + 1}{A_o} \right) \left( \frac{V^2_{\text{IP3,1}}}{F} \right) \left( 1 + \frac{A_T}{A_o} \right)$$

The total current consumption of the baseband chain as shown in Fig. 2 is

$$I_{\text{out}} = \sum_i \frac{1}{2 R_s K} \left( \frac{\gamma + 1}{A_o} \right) \left( \frac{V^2_{\text{IP3,i}}}{F} \right) \left( 1 + \frac{A_T}{A_o} \right)^{3}$$

The dynamic range of a cascaded stage is determined by the noise figure, IIP3 and gain of each stage, as following:

$$\frac{1}{\text{DR}} = F \frac{V^2_{\text{IIP3,i}}}{F} \left( \frac{F + 1}{A_o} \right) \left( \frac{V^2_{\text{IIP3,1}}}{V^2_{\text{IIP3,2}}} \right) + \frac{A_T}{A_o} \left( \frac{F - 1}{V^2_{\text{IIP3,1}}} \right)$$

Then, the dynamic range of overall cascaded stage is maximized at the following condition:

$$A_{o1} = \frac{F^2 \cdot V^2_{\text{IIP3,2}}}{F \cdot V^2_{\text{IIP3,1}}}$$

The third-order intermodulation is unlike an amplifier in that it includes filtering of the input tones. The two-tone interferers are lie in the stop band and attenuated by the filter. So, the IIP3 of the gain stage after filter stage is effectively increased due to the attenuation of interferers by the previous filter bstage. Then, the IIP3 increase factor $E_f$ can be defined as $V^2_{\text{IIP3,2}}$ (before filtering) : $E_f = V^2_{\text{IIP3,2}}$ (after filtering).

Using the above analysis, (10) can be expressed as

$$I_{\text{out}} = \frac{1}{2 R_s K} \left( \frac{\gamma + 1}{A_o} \right) \left( 1 + \frac{A_T}{A_o} \right)^{3}$$

For a required specification of IIP3, NF and total gain, current consumption is a function of cell 1 gain ($A_{o1}$) and optimum value of $A_{o2}$ can be obtained to minimize current consumption.

Overall current consumption of BBA chain versus cell1 at fixed total current consumption is shown in Fig. 4 on condition that maximum gain of BBA chain $A_{\text{total}} = 58$dB and op-amp open loop gain $A_o = 77$dB. As shown in Fig 4, overall current consumption of BBA chain is affected by choice of cell 1 gain due to the trade-off between noise figure and IIP3.
The current consumption is minimized at the cell 1 gain of 20 dB as shown in Fig. 4. $E_f$ is constant factor depending on the filter order and higher $E_f$ leads to lower current consumption. However, filter order is limited by overall noise figure requirements.

Transistor-level circuit simulation results of SFDR versus cell 1 gain at fixed total current consumption are shown in Fig. 5. Maximum SFDR is obtained at the cell 1 gain of 20 dB. To Minimize current consumption for a required overall specification leads to same results as maximize overall SFDR for a given current consumption.

A proposed baseband chain is based on Fig. 2, which alternates low pass filter (LPF) stages with programmable gain amplifiers (PGA). With gain step of 35 dB in the RF part, almost 40 dB range of receiver gain programmability needs to be offered by the baseband chain. This results in a PGA range of about from 18 to 53 dB with a resolution of 2 dB. Using the proposed optimum design method, optimum allocation of design parameters of each stage for minimum current consumption at required specification of BBA chain is summarized in Table I.

<table>
<thead>
<tr>
<th>Sub-block Spec.</th>
<th>Cell1</th>
<th>Cell2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Filter order G (dB)</td>
<td>2nd 3</td>
<td>4th 3</td>
</tr>
<tr>
<td>HP3 (dBm)</td>
<td>21.5</td>
<td>16.5</td>
</tr>
<tr>
<td>NF (dB)</td>
<td>34</td>
<td>49</td>
</tr>
<tr>
<td>BBA chain Spec.</td>
<td>Filter order G (dB)</td>
<td>6th 12 – 58</td>
</tr>
<tr>
<td>HP3 (dBm)</td>
<td>&gt; 15.5</td>
<td></td>
</tr>
<tr>
<td>NF (dB)</td>
<td>&lt; 35.7</td>
<td></td>
</tr>
</tbody>
</table>

4. Channel Selection Filter

The channel selection filter must provide the required selectivity. An active implementation of the filter must be also low noise so as not to degrade the overall receiver noise figure and be linear enough not to limit the receiver IIP3. The filter power dissipation is a also important parameter in low power application.

In this design, a second-order Chebyshev low-pass filter (LPF1) and a fourth-order Butterworth low-pass filter (LPF2) have been chosen due to the trade-offs between stopband attenuation and group delay. Additionally, first-order all-pass filter is required for group delay equalization. Active RC filter is very linear due to the linear passive components and high gain op-amps. Active RC filter is suitable for this design due to their high linearity performance compared to the other approach such as Gm-C filter. Active RC implementations of the LPF1 and LPF2 are shown in Fig. 6(a) and Fig. 6(b), respectively.

Each op-amp has to drive a resistive and capacitive load, which requires the use of a two-stage op-amp. The first stage transistors are sized properly to minimize the flicker corner frequency. The op-amp has been compensated by using a Miller capacitance of 1.2 pF, along with a 11 kΩ resistor which produces a left-half plane zero and improves the op-amp phase margin. The total current drain of op-amp is equal to 112 μA. The common-mode level at the op-amp output is set by the CMFB circuit as shown in Fig. 3. One problem of the CMFB circuits is their stability and to reduce the CMFB circuit gain, source degeneration resistors are used.

Each capacitor with an array of digitally controlled switch is used to make the filter tunable. Each unit capacitor in the filter is realized as 5-bit array of capacitances and ±50% tuning range can be achieved, enough to overcome the RC process variations. The tuning accuracy is equal to 3%, which is good enough.

5. Programmable Gain Amplifier (PGA)

As well as in filters, op-amp based amplifiers are used...
due to excellent linearity performance. Programmable gain amplifiers used in this design are shown in Fig. 7. The different gains are realized by switching the feedback resistors and the resistors in the forward path. All gain stage result in a gain range from 12dB to 58dB with a step of 2dB and gain partitioning of the BBA chain is shown in Table I. The gain of the PGA in decibels changes linearly with control word by digitally controlled 5-bit switch.

With a large maximum gain of about 58 dB at baseband, the output offset of the receiver as well as the input offset of the baseband filter needs to be compensated in some way. A global servo loop is used for DC offset cancellation. DC offset is removed by measuring the output offset and subtracting it at the input using a low pass filter [5]. To keep the constant high pass corner frequency for different gain setting, a programmable gain amplifier in the feedback integrator is used.

5. Experimental Results

The baseband analog circuit (BBA) including filters and PGAs has been fabricated in 0.18 μm 1-poly 6-metal CMOS process. Fig. 8 shows the microphotograph of the BBA. The area of baseband analog circuit including filters, PGA and bias circuit is 1.5 mm².

The frequency response of receiver BBA is shown in Fig. 9. Cut-off frequency is almost same at different gain setting from 12 dB to 55 dB. The simulated frequency response of the receiver is also shown and it is very close to the measured value. The gain characteristics of the receiver BBA with the control words are shown in Fig. 10. The gain of the PGA in decibels changes linearly with control word and error of the gain is smaller than 0.7 dB.

An IIP3 of about 30 dBm at a maximum gain of 55 dB is obtained at 2.7 mA current consumption. In the proposed receiver BBA, high linearity performance is obtained by using active RC filter implementation and high gain op-amp based PGAs. The measurement results of the cascaded receiver BBA are summarized in Table II.

6. Conclusions

A low power CMOS receiver baseband analog circuit based on alternating filter and gain stage is reported. For the given specifications of the baseband analog block, optimum allocation of the gain, IIP3 and NF of the each block was performed to minimize current consumption. The fully integrated receiver BBA strip is fabricated in 0.18 μm CMOS technology and IIP3 of 30 dBm with a gain of 55 dB and noise figure of 31 dB are obtained at 4.86 mW power consumption.

7. Acknowledgement

This work is supported by MICROs Research Center and Samsung Electronics.

8. References